The small package 83/87C748, 83/87C749, 83/87C751 and 83/87C752 microcontrollers include two hardware-implemented timers: a 16-bit programmable timer, and a 10-bit fixed-rate timer. The programmable timer is available for the application program, and its operation is similar to the timer/counter of the 80C51 timer in mode 2. The fixed-rate timer, Timer I, is typically employed as a watchdog timer for the I²C port communications and is not available for other uses.

In applications which do not take advantage of the I²C communications capability, the "silicon real estate" taken by Timer I is not necessarily lost—it can be used as a fixed-rate timer by the application. This timer can become useful in various cases, such as simple control applications that need a delay while doing some software activities in parallel, or generating a free-running repetitive waveform where the exact timing is not important. Another type of application is a watchdog timer prompting the user about unexpected operation of a system or its hardware, or resetting a program that "lost track."

TIMER I IMPLEMENTATION

Timer I is clocked once per machine cycle, which is the oscillator frequency divided by 12. The timer operation is enabled by setting the TIRUN bit (bit 4) in the I2CFG register. Writing a 0 into the TIRUN bit will stop and clear the timer. The timer is 10 bits wide, and when it reaches the terminal count of 1024 it carries out and sets the Timer I interrupt flag. An interrupt will occur if the Timer I interrupt is enabled by bit ETI (bit 4) of the Interrupt Enable (IE) register, and global interrupts are enabled by bit EA (bit 7) of the same IE register.

The vector address for the Timer I interrupt is 1B hex, and the interrupt service routine must start at this address. As with all 8051 family microcontrollers, only the Program Counter is pushed onto the stack upon interrupt (other registers that are used both by the interrupt service routine and elsewhere must be explicitly saved). The Timer I interrupt flag is cleared by setting the CLRTI bit (bit 5) of the I2CFG register.

Note that when the I²C interface is not operating—SLAVEN, MASTRQ, and MASTER bits are all 0—the I²C hardware does not affect Timer I. The SCL and SDA pins can be used as I/O pins, and the activity of these pins will not cause the timer to run, stop, or reset. Upon hardware reset of the microcontroller, the SLAVEN, MASTRQ, and MASTER bits are all reset, so the programmer does not have to worry about interaction between the SDA/SCL pins and the timer.

FIXED-RATE TIMER

The first programming example demonstrates simple fixed-rate operation. Upon reset, interrupts are enabled, and Timer I is started. A wait loop simulates the "application" program. The demonstration service routine simply sets a flag-in real life it could do something more useful, such as toggling an output pin. Note that the interrupt flag is cleared by setting CLRTI prior to returning from the service routine. Upon overflow, the timer will go on running, as the TIRUN bit is still set, so the interrupts will be spaced exactly 1024 clock cycles apart. If the service routine would toggle an output pin instead of setting a flag, its output would be a square wave with a period of 2048 cycles. For an application that demands a "one-shot" delay only, the service routine should clear the TIRUN bit in order to avoid subsequent interrupts.

WATCHDOG TIMER

A watchdog timer mechanism is typically applied in order to detect "abnormal" behavior of hardware. If the microcontroller operates in a very noisy environment, there might be a fear of the program "running wild" as a result of extremely violent EMI interference. In such a case, a watchdog may take care to reset the microcontroller when the Timer I interrupt occurs. This could be applied in application programs with a repetitive nature—the software needs to reset the timer within 1024 machine cycles of the last reset.

In a system where something is supposed to occur regularly—for example, an interrupt for an external event—the watchdog is designed to "bite" when the hardware "sleeps" and the expected "something" does not happen for too long a time. The timer is allowed to run continuously, but when the expected event occurs, it resets the timer back to 0. When the timer is reset within 1024 cycles of the last reset, the application runs normally. If the event does not occur, the Timer I interrupt service routine will be activated to take care of the exception.

The second programming example demonstrates the watchdog. Upon Reset, the TIRUN bit, ETI, and global interrupts are enabled. The watchdog timer is reset and restarted by the small subroutine WdRst. The application is simulated by a loop of delays. Delay 1 is less than 1024 cycles, and when WdRst is called within Delay 1 intervals, no Timer I interrupt occurs. This represents normal operation of a "real life" application. When the delay from last reset is greater than 1024 cycles—representing a hardware exception-the interrupt will occur. The service routine for the watchdog is somewhat unusual, as it does not return to the program location where the interrupt occurred. Instead, the operation of the microcontroller is restarted at Reset. Upon entering the service routine, the interrupt is cleared and the timer is reset. Because execution does not return to the interrupted program with a RETI instruction, the interrupt pending flag is cleared by a call to a dummy subroutine XRETI. The program is restarted at Reset with a regular AJMP instruction. The stack pointer is explicitly reinitialized for the warm reset, so there is no danger of stack overflow upon repeated watchdog invocations.

Application note

AN427

Application note

TIINT		11/06/90	PAGE 1											
	1 ; ************************************													
	2 3 ;		Timer I Fi	ixed Rate Timer Usage										
	4 5 ;This program demonstrates how to activate Timer I on the 8XC748/8XC749/83C751													
	6 ;or $83\overline{C}75\overline{2}$ microcontrollers as a fixed rate timer when the I2C port is not													
	7 ;used. Once activated, Timer I will generate an interrupt every 1024													
	8 ;machine cycles. The I2C bus pins SCL and SDA may be used as open drain 9 ;outputs.													
	10													
	11 ; ***********************************													
	12 13 \$MOD7 751													
	13 \$MOD7 751 14 \$Title(Timer I Fixed Rate Timer)													
	15 \$Date(11/06/90) 16 \$Debug													
	17													
0020	18 19 Flags	Flags DATA 20h ;Flag byte												
0000	20 TstFlag	BIT												
	21 22													
0000	23	ORG 0												
0000 0120	24 25	AJMP Reset												
001B	26	ORG	1Bh	;Timer I interrupt.										
001B D200 001D D2DD	27 TimerI: 28	SETB SETB	TstFlag CLRTI	;Set flag to indicate a Timer I inter; Clear Timer I to allow it to restart										
001F 32	29	RETI	CLICIT											
	30 31													
0020 D2AB	32 Reset:	SETB	ETI	;Enable Timer I interrupt.										
0022 D2AF 0024 D2DC	33 34	SETB SETB	EA TIRUN	;Enable global interrupts. ;Start Timer I.										
	35													
0026 C200 0028 3000FD	36 Loop: 37 Wait:	CLR JNB	TstFlag TstFlag,Wait	;Initialize interrupt flag. ;Wait for Timer I interrupt.										
002B 80F9	38	SJMP	Loop											
	39 40	END												
ASSEMBLY COM	PLETE, 0 ERROF	S FOUNE)											

AN427

Timer I for the 83/87C748/749 and the 83/87C751/752 (non-I²C applications) microcontrollers

11/06/90 PAGE 2

TIINT							Timer I	Fixed	Rate Timer
CLRTI							B ADDR	00DDH	PREDEFINED
EA							B ADDR	00AFH	PREDEFINED
ETI							B ADDR	00ABH	PREDEFINED
FLAGS							D ADDR	0020H	
LOOP							C ADDR	0026H	
RESET							C ADDR	0020H	
TIMERI .							C ADDR	001BH	NOT USED
TIRUN							B ADDR	00DCH	PREDEFINED
TSTFLAG.							B ADDR	0000H	
WAIT							C ADDR	0028H	

AN427

1

Application note

TIWD				Timer I	Watchdog	11-06-90	PAGE							
	1 2	;*******	* * * * * * * * * *	*********	******									
	3	; Timer I Watchdog Timer Usage												
	4 5 ;This program demonstrates how to use Timer I on the 83C751 or 83C752 6 ;microcontrollers as a watchdog timer when the I2C port is not used. 7 ;Once started, Timer I must be cleared more often than once every 1024 8 ;machine cycles. If Timer I is allowed to overflow, a Timer I 9 ;interrupt will be generated. Thus, if global interrupts or the Timer 10 ;I interrupt are inhibited, the watchdog function will be disabled. 11 ;Also, if the watchdog interrupt occurs during another interrupt 12 ;service, it will be delayed until an RETI (return from interrupt) 13 ;instruction is executed. The I2C bus pins SCL and SDA may be used as 14 ;open drain outputs. 15													
		*******	* * * * * * * * * *	*********	* * * * * * * * * * * * * * * * * * * *	*****								
	17 18 \$MOD751 19 \$Title(Timer I Watchdog) 20 \$Date(11-06-90) 21 \$Debug 22													
0000 0000 0126	23 24 25		ORG AJMP	0 Reset										
001B 001B C2AF 001D C2DC 001F D2DD 0021 1125 0023 0126 0025 32	26 27 28 29 30 31 32	TimerI: XRETI:	ORG CLR CLR SETB ACALL AJMP RETI	1Bh EA TIRUN CLRTI XRETI Reset	;Timer I interrupt. ;Get here only if watchdog overflows. ;Turn off Timer I. ;Clear Timer I interrupt. ;Force interrupt pending to clear. ;Do a warm start.									
0026 758107	33 34 35	Reset:	MOV	SP,#7h	;Initialize the stack pointer.									
	36 37	;starting v	value in t	his applica	e the stack pointer to a particular ation because we may be re-starting th the stack in an unknown condition.									
0029 75D800 002C D2DC 002E D2AB 0030 D2AF	40 41 42 43 44 45	MOV SETB SETB SETB	I2CFG,#0 TIRUN ETI EA		;Initialize I2CFG (set up CT0, CT1). ;Enable Timer I run. ;Enable Timer I interrupt. ;Enable interrupt system.									
	46 47	;The follow	wing is a	"dummy" mai	n program to test the watchdog timer.									
0032 1153 0034 114E 0036 1153 0038 114E 003A 1153 003C 1157 003E 00 003F 00 0040 00 0041 00 0042 00	48 49 50 51 52 53 54 55 56 57 58	Loop:	ACALL ACALL ACALL ACALL ACALL ACALL NOP NOP NOP NOP NOP	Delay1 WdRst Delay1 WdRst Delay1 Delay2 ;1016 ;1017 ;1018 ;1019 ;1020	;Wait 901 machine cycles. ;Reset Watchdog. ;Wait 901 machine cycles. ;Reset Watchdog. ;Wait 901 + 4 for ACALL & prior RET. ;Wait 108 + 2 for ACALL.									

AN427

PAGE 2

Application note

TIWD				Timer I Watchdog	11-06-90
0043 00 0044 00 0045 00 0046 00 0047 00 0048 00 0049 00 004A 00	59 60 61 62 63 64 65 66		NOP NOP NOP NOP NOP NOP NOP	;1021 ;1022 ;1023 ;1024 ;1025 ;1026 ;1027 ;1028	: Should get 'bitten' here.
004B 00 004C 0132	67 68		NOP AJMP	;1029 Loop	;Should never get here.
004E C2DC 0050 D2DC 0052 22	69 70 71 72 73	WdRst:	CLR SETB RET	TIRUN TIRUN	;Reset Watchdog timer (Timer I).
0053 7480 0055 8002	74 75	Delay1:	MOV SJMP	A,#128 DLoop	;Wait 901 machine cycles (1). ;(2)
0057 740F 0059 A3 005A A3 005B 14 005C 70FB 005E 22	76 77 78 79 80 81 82	Delay2: DLoop:	MOV INC INC DEC JNZ RET	A,#15 DPTR DPTR A Dloop	<pre>;Wait 108 machine cycles (1). ;Delay = (ACC * 7) + 2 mach. cyc (2). ;(2) ;(1) ;(2) ;(2)</pre>
	83		END		

ASSEMBLY COMPLETE, 0 ERRORS FOUND

December 1990

TIWD

Timer I for the 83/87C748/749 and the 83/87C751/752 (non-I²C applications) microcontrollers

December 1990

Timer	Ι	Watchdog

CLRTI.			•	•	•			•				•	•	B ADDR	00ddh	PREDEFINED
DELAY1														C ADDR	0053H	
DELAY2														C ADDR	0057H	
DLOOP.														C ADDR	0059н	
EA														B ADDR	00AFH	PREDEFINED
ETI														B ADDR	00ABH	PREDEFINED
I2CFG.														D ADDR	00D8H	PREDEFINED
LOOP .														C ADDR	0032H	
RESET.														C ADDR	0026H	
SP														D ADDR	0081H	PREDEFINED
TIMERI														C ADDR	001BH	NOT USED
TIRUN.														B ADDR	00DCH	PREDEFINED
WDRST.														C ADDR	004EH	
XRETI.	•	•	·	•	•	•	•	•	•	•	•	•	•	C ADDR	0025H	

11-06-90 PAGE 3